Physical Design Enablement Engineer- 130741

Location: Austin, Texas, US

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

Foundry Technology & Operation (FTO) Foundry Liaison

 

 

The Role:

 

The FTO Technology Product Optimization Team has end to end ownership of the AMD Products Process Technology. From pre-silicon to Volume Production, the goal is to provide AMD business with the most predictable, flexible, competitive, reliable and cost effective Foundry Technology.

 

The Foundry Technology Operations (FTO) team enables and supports Process Design Kits (PDK) focused on the Cadence design environment. This person will:

  • Be the liaison between the Foundry and AMD Design Teams deliver the physical design to the foundry.
  • Collaborate with AMD Design and CAD to ensure stable design environment.
  • Put together design kits to ensure design restrictions, power/performance and consumption.
  • Develop and support AMD custom Cadence programmable cell (pcell) libraries and layout productivity tools for state of the art, advanced semiconductor technologies.
  • Review physical verification results for technology compliance prior to IP or SOC level production release. Act as liaison between AMD product and packaging teams and foundry partners under the supervision of the FTO Tape out Coordinator to ensure high quality product tape out

 

Key Responsibilities:

 

• Set expectations for Foundry capability and drive the Foundry to meet the product requirements

• Optimize process/targeting and monitor process targeting for yield/performance

• Run models to find optimum wafer layout and identify cost saving opportunities

• Provide inputs for accurate Yield forecast

• Define sample wafer plan to support sample planning and track wafers for on time to support product milestones

• Feedback reliability observations to the Foundry and drive process improvements as needed

• Manage special Server product requirements

• Technical interface with internal functional teams /external customers

• Accountable for managing the Foundry technology through the different phases of the product technology

 

Preferred Experience:

  • Semiconductor Physical Design in the areas of Chip assembly, Process Design Kits, physical verification, and tape out procedures.
  • Demonstrated understanding of VLSI design flow from small scale, e.g., latches and standard cells, to large scale, e.g., large Synthesis and Place and Route (SAPR) blocks. 
  • Understanding of state-of-the-art EDA tools, e.g., Virtuoso/Skill, HSPICE, ICV, Nanotime, StarRCXT, Calibre, Design Compiler, IC Compiler, Encounter, Prime Time, Redhawk. Familiarity with full-chip tape out process including tape out, e.g., Design Rule Checking (DRC), Layout vs. Schematics (LVS), Design Verification (DV), Design For Test (DFT), Computer Aided Design / Electronic Design Automation (CAD/EDA), Analog and Mixed Signal (AMS), in house and third party intellectual property (IP), microprocessor core, and foundry interface.
  • Requires demonstrated technical expertise in the productization of advanced technologies.
  • Strong technical program management skills.
  • Excellent written/verbal communication and presentations skills.
  • Strong attention to details and an ability to learn on the job.
  • Data analysis skills is an asset

 

Education:

BSEE degree, equivalent or higher

Location:

Austin, TX

 

#LI-WR1


Requisition Number: 130741 
Country: United States State: Texas City: Austin 
Job Function: Design
  

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers. We consider candidates regardless of age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status. Please click here for more information.

Apply now

Apply for Job

Share this Job