SMTS Design & Verification Engineer

Location: Bangalore, Karnataka, IN

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 


At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 


Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.

 

 

THE ROLE:

As an engineer on the Infinity Fabric Verification team, you are part of a dedicated team whose work has enabled AMD to put multiple SoCs to market in any given year. The ground-breaking Fabric IP verified by this team is flexible and scalable and supports multiple ASICs in parallel. This is your chance to be a part of this unique team! The Systems and IP team (SIS) is responsible for the development of AMD’s client and server memory controllers and Infinity Fabric interconnect. The Infinity Fabric is part of every new AMD product being developed across Client, Server, Graphics, and Semi-Custom markets. The transport layer of the interconnect is composed of the network of switches that move data within a given die paired with the external links that allow the fabric to be extended onto additional dies. We are working to expand the options for extending our interconnect to other AMD products and are looking for a pre-silicon verification engineer to join the team to help verify our growing portfolio of interconnect technologies.

Verification engineers are responsible for developing software models of design components using object-oriented SystemVerilog and the UVM verification library with a goal of finding bugs in design components before those components are delivered into the larger system and eventually sent to manufacturing. The team is based in Austin and collaborates with teams across the globe. Engineers on this team will interact with architects, RTL designers, performance engineers, and post-silicon validation engineers and will have an opportunity to develop deep expertise in parts of the Infinity Fabric architecture. Team members may also participate in developing and maintaining the software infrastructure used to enable the larger engineering team (think DevOps but for a hardware engineering team).

 

THE PERSON:

You have strong analytical/problem solving skills and great attention to details. You are able to predict the scope of verification tasks and set priorities for effective verification. You have leadership experience or potential--and are comfortable working across geographies. The right candidate will have exposure to verifying complex design blocks at the IP or SoC level using SystemVerilog/UVM or related technologies via coursework or preferably internship or other work experience. He or she will have a strong background in computer architecture and object oriented software development. The candidate will be comfortable interacting with a diverse set of colleagues, self-motivated to solve problems, and proactive to get help when needed.

 

KEY RESPONSIBILITIES

When you join our verification team, you will take ownership and contribute in many ways including these areas:

  • Own the functional verification of a state-of-the-art industry leading Data Fabric IP for AMD’s CPUs, GPUs and APUs
  • Be part of a team of verification engineers, working closely with other team members, designers and architects to understand and verify the functionality of a given design element within the context of the block, chip and overall system.
  • Tackle carefully documenting and executing test plans consisting of directed and constrained-random tests to be run during simulation
  • Develop functional coverage and use feedback from code and functional coverage to enhance verification efforts
  • Provide technical guidance and innovative ideas to improve quality, processes and productivity

 

IDEAL CANDIDATE WILL HAVE: 

  • Experience with complex CPU/ASIC projects, with demonstrated mastery of successful verification from test planning till tapeout
  • Strong background in System Verilog and UVM methodologies and developing UVCs is a must.
  • Proficient in Object Oriented programming, computer architecture and data structures.
  • Extensive experience with test bench construction
  • Experience with process and methodology improvements to enhance verification quality and productivity
  • Development of reusable code used over multiple product generations
  • Knowledge of Perl or Ruby and Makefiles.
  • Technical leadership and mentoring experience, or desire and ability to lead a team (in the future)
  • Experience with cache coherency is a plus.

 

 

ACADEMIC CREDENTIALS:

  • Bachelor, Master’s or PhD degree required in Electrical Engineering, Computer architecture, or Computer Science with a focus on computer architecture
  • Masters/PhD with at least 12 years or Bachelors with at least 14 years of proven verification

 

LOCATION:  Bangalore, India

 

 

 

#LI-ML1



Requisition Number: 78734 
Country: India State: Karnataka City: Bangalore 
Job Function: 
Design  

Apply now

Apply for Job

Share this Job