SMTS Silicon Design Engineer (166726)

Location: Hyderabad, Telangana, IN

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 


At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 


Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.

 

Experienced Design Verification:

The successful candidate will lead AMD's System Management Unit (SMU) IP Verification team. As a leader of verification team, you will own and guide the development and verification SMU subsystem. This group owns digital hardware verification and embedded software debug. Your hands-on mentorship of the small and hardworking verification engineering team will improve hardware and software security, cryptography, and computer architecture through development of the secure boot and initialization firmware.

The Person An experienced verification manager who can lead the team to successful tape-outs. This person has strong interpersonal and communication skills and works well as a mentor to collaborate with our SoC integration and SoC DV teams. We value high analytical and problem-solving skills with close attention to detail.

Key Responsibilities:

• Lead the pre-silicon functional verification team, team with mandate to perform Hardware/Firmware co-verification using UVM System Verilog and C-DPI structured testbench

• Build test plans and drive verification and debug of embedded boot firmware functionality to complete functional test and code coverage goals

• Develop and modify the System Verilog and C driven testbench and bus functional models as required to manage the verification process

• Develop and execute subsystem tests using FW/HW co-verification methodology; and improve verification metrics

• Debugging test failures to determine if it is a design or verification test defect, correcting test issues and working with the design team to correct defects

• Collaborate with project manager and leaders on the subsystem verification delivery against the milestone requirements and regression metrics

• Collaborate with team technical leads and architects on process, methodology and technical enhancements to design verification, to drive continuous improvement and positive change

Preferred Experience:

• Proven experience in verifying commercially successful IPs, Subsystems and or SoCs

• Strong ability to provide mentorship and guidance to junior and senior engineers, a very effective team player, must have strong technical management skills and provide a positive influence on team morale and culture

• Must be expert in System Verilog, UVM and proficient in C-DPI methodology [AMD Official Use Only] • Proficient in object-oriented programming (C++), scripting (Ruby, Python, Perl), and low-level programming languages

• Excellent knowledge about standard bus/interface protocols (i.e., AXI, AHB, AMBA)

• Must be a self-starter, and able to drive independently and efficiently challenge time-critical tasks to on-time completion

• Strong communication, time management, and presentation Skills. Academic Credentials

• Major in Electronics and/or Computer Engineering

• Master’s Degree preferred Location: Hyderabad, India

 

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers and will consider all applicants without regard to race, marital status, sex, age, color, religion, national origin, veteran status, disability or any other characteristic protected by law. EOE/MFDV

 

#LI-PK1



Requisition Number: 166726 
Country/Region/Location: India State/Province: Telangana City: Hyderabad 
Job Function: 
Design  

Apply now

Apply for Job

Share this Job