Silicon Design Engineer

Location: Hyderabad, Telangana, IN

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 


At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 


Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.

 

Job Description:

 

The product verification team is seeking a DFT engineer to join exciting career on Scan, MBIST, iJTAG test development of latest 7nm MPSoC (Multi Processor System on Chip) products and beyond. The IPs range from ARM based Processor to critical IPs which provide automotive, data centre, machine learning and high-speed communication solutions. You will work closely with designers to make sure DFT structures are correctly inserted, with test engineers to make sure ATE test programs can be generated from the DFT (ATPG, MBIST) tools, with product engineers to make sure scan/mbist production test can run seamlessly and stable, and with yield engineers to debug and root-cause failures/defects. You will also be creating RTL design utilizing FPGA fabric resources to build communication logic for stimulus and response delivery between device and ATE.

 

Key responsibilities include but are not limited to:

  • Work closely with design team and make sure DFT structures are correctly inserted.
  • Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs.
  • Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay fault model
  • Responsible for debugging of pattern issues on bench/ATE to root cause the problem
  • Assist in Diagnosis and Yield enhancement through product lifecycle

 

 

Qualifications:

  • BS or MS in Electrical/Electronic/Computer Engineering
  • 4-7 years of experience as DFT engineer
  • Experience in creating and implementing complex chip-level DFT architecture
  • Experience in DFT implementation including Scan and Scan Compression at IP and SoC level
  • Experience with DFT tools, ATPG (Stuck-At, At-Speed, Path-Delay) and scan compression.
  • Knowledge of MBIST is a plus.
  • Proficient in logic design using Verilog and experience in synthesis and STA
  • Experience in developing test benches and simulation in RTL/GATE/SDF environments
  • Knowledge of FPGA synthesis and design flow is a plus
  • Experience with post-silicon debug and bench setup is a plus
  • Good communication skills, works well in a group environment that spans across continents
  • Comfortable in Linux environment and writing/using scripting languages such as Perl, Tcl, etc

 

#LI-SR4



Requisition Number: 174921 
Country/Region/Location: India State/Province: Telangana City: Hyderabad 
Job Function: 
Reliability & Test  

Apply now

Apply for Job

Share this Job