Emulation and Design Verification Engineer - 82053

Location: Markham, Ontario, CA

Company: Advanced Micro Devices

Apply now

Apply for Job



What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

 

 

Emulation and Design Verification Engineer

 

Role:

The Display Controller team within the Radeon Technologies Group(RTG) is looking for an individual to participate in the Emulation and Design Verification of the Display IP.

 

The Person:

The candidate would participate on a team of design verification, architects and design engineers, working closely with other team members to understand and verify the functionality of the design using emulation technologies and tools. The candidate would be responsible for careful planning and execution of RTL development, simulation, partitioning, synthesis, place and route, implementation, and debug activities to drive emulation based verification of the Display IP. The candidate would be expected to adopt evolving emulation methodologies used in the industry as well as develop custom techniques to enhance emulation and verification of increasingly complex IP designs within aggressive, market-driven schedules.

 

Experience Required:

  • 5+ year(s) of proven RTL design experience for FPGA or ASIC technologies
  • Strong background in C/C++/OOO coding techniques
  • Experience in FPGA Synthesis and Timing Closure
  • Skills and Experience Building Simulation Tests, Infrastructure and Models
  • Experience with Debug and Bring-up of FPGA Projects on Board
  • Experience working with UVM, OVM or equivalent an asset
  • Experience with scripting languages, Ruby/Python/Tcl/BASH/etc.
  • Working knowledge of UNIX/Linux operating systems and debug tools
  • Interest in driving new test methodologies
  • Strong analytical skills and attention to detail
  • Excellent written and communication skills
  • Team player with proven leadership skills

 

Responsibilities:

  • Understand the architecture of the Display IP and functional block being designed
  • Plan and execute regular partitioning, synthesis and timing closure of DCN emulator during project cycle
  • RTL design and verification of various models and gaskets to facilitate emulation of Display IP
  • Integration of Programming Sequences and Receiver/Decoders into Simulation Environment
  • Development of middleware libraries to bridge simulation and emulation environments
  • Support of various internal emulator customers

 

Education:

  • Min. Bachelor of Science Degree in Electrical Engineering, Computer Science, or Computer Engineering.

 

#LI-EM1



Requisition Number: 82053 
Country: Canada State: Ontario City: Markham 
Job Function:Design
 

 

AMD is an inclusive employer dedicated to building a diverse workforce. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective provincial human rights codes throughout all stages of the recruitment and selection process. Any applicant who requires accommodation should contact AskHR@amd.com.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services.

 

Apply now

Apply for Job

Share this Job