Sr. DFT Engineer - 121209

Location: Roseville, California, US

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 


At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 


Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.

 

SR. DFT ENGINEER

 

THE ROLE:

  • Understand DFT architecture/functionality and drive/implement Design for Test architecture features for high end Graphics IP designs
  • Coordinate test and quality requirements across SoC and Product teams
  • Work closely with verification and design engineering community to verify the functional DFT architecture in the Graphics Core
  • Integrate scan control and test compression logic construction to achieve synthesis and physical design requirements
  • Drive DFT optimizations to meet design Power/Performance and Area targets
  • Participate in DRC, test generation and test pattern validation to achieve high test fault coverage targets
  • Construct and validate test vectors across multiple fault models and levels of design hierarchy
  • Drive pre and post silicon structural test debug across design, SoC and product teams
  • Interact with a multi-discipline Geo collocated team

 

THE PERSON:

  • Proven ability to manage simultaneous design development activities and challenges.
  • Proven ability to coordinate deployment of sophisticated features across geo-distributed locations with varied project schedules.
  • Strong organization, problem solving, and analytical skills are a must
  • Goal oriented, self-starter, able to independently drive tasks to completion and work collaboratively across teams.
  • Strong interpersonal skills, including verbal and written communication

  

PREFERRED EXPERIENCE:

  • 7+ years of ASIC/Custom design and testability experience
  • Strong background and experience with Scan design, System and Test Clock architecture, ATPG methodology and commercial EDA tools, including:
    • Scan planning, insertion
    • Compression logic generation
    • Test constraints
    • Test and pattern generation and validation w/wo timing annotation
    • Fault simulation
  • Strong understanding of test models: Stuck At, Transition, Cell Aware, Bridging, etc.
  • Fault analysis and diagnostic capabilities.
  • Solid understanding of scripting, Linux/Unix environment
  • Basic knowledge of logical and physical design (PD) processes
  • Results oriented, self-starter able to independently drive tasks to completion
  • Strong verbal and written communication skills 
  • Experience with Verilog/System Verilog; UVM/OVM, Formal verification, scripting tools (Tcl, Perly/Ruby/etc.), unix/linux and industry standard tools (i.e. VCS, NCSim, Verdi, etc.)

 

LOCATION:

Roseville/Folsom, Santa Clara, San Diego, Orlando

 



Requisition Number: 121209 
Country/Region/Location: United States State/Province: California City: Roseville 
Job Function: 
Design  

Apply now

Apply for Job

Share this Job