IP Silicon Diagnosis Engineer/DFT Engineer

Location: San Jose, California, US

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

IP Silicon Diagnosis Engineer/DFT Engineer

 

The Role:

We are looking for a talented and motivated engineer in our advanced debug/diagnosis group. The individual will improve, enhance debug and diagnosis capabilities and implement features to support new diagnosis challenges.  The candidate will conduct electrical and physical fault isolation by generating diagnosis patterns and collaborating with other groups including design, system verification, test engineering, and yield analysis.

 

Key Responsibilities :

  1. Perform electrical/physical fault isolation on first silicon.
  2. Work with production test team to make test flow diagnosable.
  3. Build layout databases for diagnosis and cross-probing.
  4. Conduct scan/MBIST diagnosis for fault isolation.
  5. Automate volume diagnosis and data analysis.
  6. Develop and apply diagnosis patterns for Soft-Defect-Location or Laser-Voltage-Imaging.
  7. Work with design and DFX team for diagnosable designs.

 

Preferred Experience :

    1. Knowledge/Experience in IC design, or CAD, scan DFT and ATPG, silicon production validation, characterization or debug/diagnosis.
    2. Experience in scan/MBIST DFT, Tessent/TestMAX ATPG, validation and debug/diagnosis.
    3. Experience in FPGA (Xilinx Vivado) or any validation tools (VCS, Caliber, Primetime).
    4. Familiar with C/C++ or Verilog, fluent in scripting (Perl/Python/TCL).
    5. Strong problem solving, communication, and teamwork skills, willingness to learn new techniques.

 

Academic Credentials:

BSEE or MSEE with knowledge of IC design or verification (RTL, circuit, physical), and semiconductor physics.

 

Location:

San Jose, CA

 

#LI-SB2


Requisition Number: 168521 
Country: United States State: California City: San Jose 
Job Function: Process Engineering
  

Benefits offered are described here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers. We consider candidates regardless of age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status. Please click here for more information.

Apply now

Apply for Job

Share this Job