Sr Staff Silicon Design Engineer - 162901

Location: San Jose, California, US

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

Semior Staff Synthesis and Timing Engineer

 

Description:

Xilinx is seeking a Sr Staff Synthesis and Timing engineer to participate in the development of large SOC’s with multiple physical blocks and 300+ clock domains. As a ‘Middle End Design” engineer (MED), the candidate will be responsible for the development of complex multi-mode / multi-corner / multi-block SDC files compatible with both front end and back end flows.  He/She will also work with CAD on the development of pre-production synthesis (Design Compiler) and STA (Primetime) flows.  Prior experience developing complex TCL scripts in the DC & PT environment is essential. Also essential is a deep understanding of various synthesis and timing methodologies and their tradeoffs. 

 

The candidate will also drive the pre-route timing QC and QoR clean up to eliminate SDC issues and ensure a quality SDC handoff for both pre-route and post-route use.  He/She will need to support the RTL design team in the RTL handoff process by running additional QC regressions including LINT, DFT DRC, CDC, RDC, CLP, and Fishtail.  The candidate will be responsible for driving content owners and managing the overall RTL dashboard cleanup for each RTL handoff milestone.

 

As a senior member of the team, the candidate will be expected to mentor junior engineers and contribute to the overall technical growth of the MED organization.  Where required, the candidate will also be expected to serve as a technical lead guiding and driving other members on the project, both inside and outside of the organization.

High energy candidates with strong written and verbal communication skills, and structured, well-organized work habits are encouraged to apply.

Experience with the following is required:

  • Synopsys: Design Compiler (Logic Synthesis)
  • Synopsys: Primetime (STA)

Experience with any of the following is desired:

  • Synopsys: Spyglass RTL LINT
  • Synopsys: Spyglass RTL DFT
  • Mentor: Questa CDC (Zero In)
  • Mentor: Questa RDC
  • Cadence: Conformal Low Power
  • Fishtail: Confirm

Shell Scripting Experience:

  • Proficient with scripting languages TCL, Perl, Python, CSH
  • Proficient with Cron and LSF job control automation

Experience and Education:

  • Bachelor's degree or equivalent with 8 years of experience, or a master's degree with 6 years of experience.

#LI-IK1


Requisition Number: 162901 
Country: United States State: California City: San Jose 
Job Function: Design
  

Benefits offered are described here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers. We consider candidates regardless of age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status. Please click here for more information.

Apply now

Apply for Job

Share this Job