MTS ASIC Design engineer (Image Signal Processor)

Location: Shanghai, Shanghai, CN

Company: Advanced Micro Devices

Apply now

Apply for Job


What you do at AMD changes everything 


At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 


Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.

 

MTS ASIC Design Engineer (Image Signal Processor)

 

THE ROLE:

 

AMD Image Signal Processor (ISP) team is looking for a staff engineer responsible for design work for AMD future products. He/she will be a key technical member in design team and co-work with different functional teams (Architect, Algorithm, Verification, Firmware, etc.) to deliver AMD ISP subsystem designs for APU/GPU. He/she will have the opportunity to work with the global teams to develop a chip from end to end and touch industry-advanced design flows, methodologies, and knowledge.

 

 

THE PERSON:

 

The candidate would be hired in as staff engineer level, with the expectation that he/she would have minimal 3-5 years of RTL design experience in the multimedia, image processing or similar industry. A candidate that has a strong image science background with a focus on image signal processing (ISP) is highly desirable.

 

KEY RESPONSIBILITIES:

 

  • Participate in ISP hardware architecture definition, responsible for ISP block level macro architecture
  • Design and implement ISP pipeline and blocks based on IP architecture and algorithm specification
  • Closely interact with algorithm, verification and firmware team in new feature definition, deliver design specification and program guide
  • Work with verification team and firmware team to complete ISP pipeline pre silicon and post silicon validation
  • Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency
  • Collaborate and interface with local and global management to make accountable deliverables on time

 

EXPERIENCES AND SKILLS:

 

  • BS-CS/BS-EE with at least 7 years' experience or MS with at least 5 years' experience in ASIC/SoC design
  • Familiar with C/C++ programming and unix/linux and scripts (tcl, perl etc.)
  • Familiar with front-end EDA tools and flows.
  • Strong multimedia/video/camera related system level knowledge and experience
  • Strong individual analysis, problem solving skills and teamwork attitude
  • Will be a plus if having low power design, debugging and modeling experience
  • Will be a plus if having FPGA validation experience
  • Experience of working with multi-site teams is preferred

 

ACADEMIC CREDENTIALS:

  • Bachelor or Master, major in EE, CS or related area

 

LOCATION:

  •  Shanghai, Pudong, Zhangjiang
  • #LI-NJ1


AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers and will consider all applicants without regard to race, marital status, sex, age, color, religion, national origin, veteran status, disability or any other characteristic protected by law. EOE/MFDV



Requisition Number: 101447 
Country/Region/Location: China State/Province: Shanghai City: Shanghai 
Job Function: 
Design  

Apply now

Apply for Job

Share this Job