Sr. Silicon Design Engineer

Location: Shanghai, Shanghai, CN

Company: Advanced Micro Devices

Apply now

Apply for Job

What you do at AMD changes everything 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.



AMD NBIO (North Bridge IO) team delivers industry leading high-performance interconnects IP for all AMD products including dGPU, APU, Server and Game consoles.  NBIO global operates seamless from China, North America and Europe.

PCIe IP is one of the most important IP in all AMD’s projects. Shanghai PCIe team contributed a lot on the first PCIe Gen4 product and are working on Gen5 product. So, this role provides a great opportunity for working on the most advanced PCIe technology.

As a global team, the candidate also has opportunities to travel to Canada, Serbia or America to attend some technique conferences, face to face to talk with global technique leads.


  Good communicate skill, co-work spirit, strong self-learning and adaptability are preferring.


* PCIe controller verification

* Work with architecture/IP designers to get a full deep insight on the design under test

* PCIe IP test bench build, verification component build


  1. Complex IP Design Verification, direct experience in IP/SOC or Processor (CPU or GPU) or Industry bus standard (PCI-e, HT) is preferred.
  2. Good knowledge of at least one verification methodology. UVM is preferred
  3. Good knowledge of Verilog/C/C++/System C/SystemVerilog.
  4. Verification insights into random techniques.
  5. Experience of verification lead is an asset.
  6. Experience of PCIe verification is an asset.
  7. Experience in power verification is an asset.
  8. Verification of Virtualization is an asset.
  9. Good at both Oral English and written English


MSEE within 3-5 years, or BSEE within 4-6 years’ experience in digital ASIC/SOC design verification


Shanghai, Beijing



Requisition Number: 113502 
Country/Region/Location: China State/Province: Shanghai City: Shanghai 
Job Function: 

Apply now

Apply for Job

Share this Job